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Oaf. awMe 20. continued congruence closure of an equivalence relation is also log-space complete for P. However, we show that for the problem of term matching, an important subcase of unificatio 8 there is a good parallel algorithm using O(log 2 n) time and n processors on a PRAM. For the O(log n) parallel time upper bound we assume that the terms are represented by directed acyclic graphs; if the longer string representation is used we obtain an O(loq N) parallel time bound. 
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Introductioin
Unification is an important step in resolution theorem proving [R] with applications to a variety of symbolic computation problems. In particular, unification is used in PROLOG interpreters [CM] . ,, ~ type inference algorithms [MI, and term rewriting systems [GKM] . Many symbol manipulation problems are inherently difficult and thus do not have efficient solutions. Theorem provers and PROLOG interpreters do not always give us the answers we want fast enough. One way to combat the difficulty of these problems is by coordinating many processors to solve a single problem instance by working on several subproblems in parallel Although there are a number of ways to introduce parallelism into interpreters [S] and theorem provers, unification is a prime target since it is the most commonly repeated operation in these tasks. However, our analysis suggests that parallel unification algorithms will not perform significantly faster than the best sequential algorithms known . 4 (e.g..
[PW] runs in linear time). We show that, unless PKNC, an unlikely twist of complexity theory
Informally. two symbolic terms s and t arc unifiable if there is sonic way of sub ituting additional terms for variables in s and t so that both become the snmie tenn. All occurcnccs of a variable x in both s and t must be replaced by the same term. For example, the terms f(x. x) and fIg(y). g(g(z))) may be unified by substituting g(z) for y and g(g(z)) for x. A unification problem like "unify fAt 1 , t 2 ) and ft3. t 4 )" may be decomposed into two subproblems "unify tj and t 3 " and "unify t 2 and t4". However, these two problems cannot be solved entirely separately in parallel. If some variable x occurs in both tj and t4. for example. then the solutions to the subproblems must be coordinated so that both substitute the same term for x.
There are several variations of the unification problem. For example, a type inference algorithm may construct labeled graphs which represent terms that must be unified. An acceptable result of unification, in this case, may be a labeled graph with a cycle. Labeled graphs with cycles represent types defined by recursion iMPS], or, if interpreted as terms, represent "infinite terms". Thus one natural, unrestricted version of unification is to allow "infinite terms" to be substituted for variables. Using the "infinite term" f(f(f...)), we can unify x and f(x). something we could not do otherwise.
Unrestricted unification also appears in many PROLOG interpreters; those omitting the occur test [CM] . Another variation on unification is the special case in which the labeled graphs are from a class of tree-like directed acyclic graphs (which we call simple dags). The complexity of unification on simple dags is precisely the complexity of unification on symbolic (string) representations of *! ,tenns as opposed to the complexity as a function of the size of more concise graph representations. For this case it was known that unification, without "infinite terms", is co-NLOGSPACE-hard [LS]. This did not exclude the possibility of parallel algorithms, moreover no lower bound was known for unrestricted unification.
We show that all of the above variants of unification are log-space complete for P [C, G1, 021, and hence unlikely to have nice parallel solutions. The nondeterministic log-space test for ununifiability in [LSJ] which could have led to a O(log 2 n) parallel time solution, is sufficient, but unfortunately not necessary (see Figure 3b for a counterexample to this test). In addition, we show that the related problem of congruence closure [DSTJ is complete for P.
One important special case of unification can be solved quickly in parallel. This problem called term matching, arises in term rewriting. A term s matches a term t if t is a substitution instance of s.
,
The rewrite rule /-r may be used to rewrite a term t whenever I matches t [GKM] . We show that matching can be accomplished in log 2 -time on a PRAM, using a polynomial number of processors. Our algorithm combines parallel transitive closure of a directed acyclic graph, with parallel computation of connected components of an undirected graph [HCS, Ch] . Also, matching is in NLOGSPACE, and for simple dags it is in DLOGSPACE Following the definitions presented in Section 2. we will discuss labeled graph unification in Section 3' unification for simple dags and congruence closure in Section 4. and term matching in Section 5. Terms may be represented using directed acyclic graphs with labeled nodes and, possibly. multiple labelled arcs. A labeled 4directed graph is a finite directed graph G. such that:
(I) every node v of G has a unique label, denoted label(v), with label(v)E U F.
(2) for each xEV. there is at most one node v with label(v)=x. and it has outdcgree 0, (3) if a node v has label fEF. with arity a(f)>0. then it has outdegree a(f). and the arcs leaving it are labeled 1..,a(f).
If there is an arc labeled i from node u to node v, then we say that v is the i-th son of u.
A labeled dag G is a labeled directed acyclic graph. The leaves of G are the nodes of outdegree 0; note that a node v is a leaf iff label(v) is either a variable or a constant. The height of a node v of a dag G is the length of the longest path from v to a leaf. A root of a dag is a node of indegree 0.
If G is a labeled dag. we can associate a term t v with any node v of G. We say that v represents 
tVk).
The definition of labeled dags above ensures that t v is always a well-formed term. If G is a labeled directed graph, then we can associate an infinite term t v with each node v of G by a similar definition. Since we only consider finite graphs, all terms represented by nodes of a labeled graph 0 are finite iff G is acyclic. If G is a labeled dag with only one root r, then we say that 0 represents the term tr The representation of terms by labeled dags is illustrated in Figure 1 . The terms g(x) and x are represented by the two nodes of the labeled dag in Figure la . Both roots in Figures 1b, 1c represent f(flx, x). Aix, x)). The terms h(x, x, y, z) and h(g(y), g(g(z)), g(g(gl)), g(8 2 )) are represented by the roots of Figure Id . In Figure 1 , we assume that a(f=2, a(h)=4, a(g)=l, and a(gl)=a(g 2 )=O.
Although each node of a labeled dag determines a single term, the converse is not true. only once. it is iw'sible to repre-sent sonic %er% long tcnnti with rcla tiscl m l Ijw'led dtg%.. I:or example. the dag in I:igure ie with n notdes rcprewnits a ter!n with 0(211) symls. Wc define a class of labeled dags which are no more concise that terms.
A simple dag is a labeled dag G such that the only nodes of o with indegrcc greater than I arc leaves. 'lis every node of a simple dag that is not a leaf or a root must have indcgrcc I. Given a term t (in the form of a string of symbols), we can construct a simple dag representing t in linear time. using only logarithmic space. Similarly. given a simple dag G with a single root, we can write out the term represented by G in linear time and logarithmic space. Moreover, the site of a simple dag. measured in number of nodes and arcs, is within a consant multiplicative factor of the length of the term it represents.
Unification and Termn Matching
Unification and term matching arc both problems that are solved by computing substitutions. A substilulion a is a mapping from variables to terms such that a(x)= x for all but finitely many xE V The action of a substitution u on a term . written a(t). is the result of replacing each variable x in t by a(x). Thus q(f(t 1 ... tk))=fto(ti),.... Ok)). In particular, any substitution a maps every function symbol to itself. We use = to denote syntactic equality of strngs.
*Two terms s and t are unifiable if there exists a substitution a such that af(s)= a(t). A term s matches term t if there exists a substitution a with u(s)=
In some instances we may wish to allow substitutions to map variables to infinite terms. If we allow these more general substitutions, then we have the unrestricted unification and unrestricted matching problems. Unrestricted unification differs from unification (e.g.. in Figure la x and g(x) are ununiflable but unrestricted unifiable with u(x)=g(g(...)) an infinite term). Unrestricted matching and matching are the same; note that we only consider substitutions that involve infinite terms, not unification of infinite terms s and t.
If o(s)=o(t), then a is called a unifier for s and L A substitution a is more general than a substitution i if there exists a substitution p with -r=pea. In 1R it is shown that whenever terms s and t are unifiable, there is a unifier a for s and t, which is more general than any other unifier. This is called the most general unifier (mgu) for s and L The mgu is unique up to renaming of variables. For example, consider the terms s= fx, y) and t= fg(y), g(z)) represented in Figure A correspondencc relation that is also an equivalcncc rclation will be called a t-e rclii,,. A relation R is hon iiw icous if* label(u) and label(\) are not difkrent symbols %henc er ukv. An equivalence relation R on nodes of a labeled directed graph G is acyclic if the R-eqtiivalence classes are partially ordered by the arcs of G. In [PW]. acyclic, homogeneous c-c relations arc called valid equivalence relations. "ibese relations charactcrizc unifiability.
Proposition 1: [PW]
Let u and v be nodes in a labeled dag G. 'hen t u and t v are unrestricted unifiable iff there is a homogeneous c-e relation R, with uRv. Similarly. t u and t v are unifiable iff there is an acyclic, homogeneous c-c relation R, with uRv. D If R is an acyclic, homogeneous c-c relation on a labeled dag G, then the reduced graph formed by treating each equivalence class as a single node is again a labeled dag. If u and v are the only two roots of G, and uRv, then this reduced graph with a single root represents a term s that is a substitution instance of both t u and t v. If R is the minimal c-e relation with uRv, then s=V(tu)=v(tv), where a is the mgu of t u and t v [PWJ. We can extract a from R by taking q(x) to be the term in the reduced graph that is represented by the node formed from the equivalence class of x. We can therefore consider the reduced labeled dag as a reasonable representation of a unifier for two terms. This representation of a unifier has the virtue of being compact; it is clear that the reduced graph is no larger than the original dag. However, if we were to write.out each unifier explicitly, we might end up writing out terms that were much longer than the terms represented by the input dag. An example in [PWi shows that the length of the substitution may be an exponential function of the length of the input terms.
As in [PW], we will represent equivalence relations on the nodes of labeled dags by adding undirected edges to the labeled dag data-structure.
Matching may be viewed as a special case of unification. Let a c be a substitution such that for each distinct variable x. in the terms we are examining, uc(x) is c x , a distinct constant symbol not appearing in these terms. It is easy to see that a term s matches a term t iff s and c(t) are unifiable. Another, degenerate case of unification is to determine whether two terms are syntactically identical. Of course, this is a trivial operation on strings, but it is not quite so trivial an operation when terms are represented by labeled dags. Clearly, s and t are syntactically equal iff ac(s) and oc(t) are unifiable.
In summary, using the labeled dag data stncture, we have the following problems:
A labeled dag ( with distinguished nodes u and v. (G,u,v) : 'libis is UNIFY (G,u.v) with ac(t v ) instead of t v. EQUAL(G.u.v) ): This is UNIFY(G.u.v) with vc(tu), uc(tv) instead of t u .
MA'rCIi
Of course, there is also unrestricted unification UNIFYOo(Gu,v). We have a special case of each of the above problems when G is a simple dag.
Parallelism, NC and P
For sequential computation we use the standard definitions for time, space, space-bounded reductions and complexity classes such as P, DLOGSPACE, NLOGSPACE, T(n)-DSPACE, on a Random Access Machine (RAM) [C]. We denote log-space reducibility by <log. As usual, P is the class of languages recognizable in deterministic polynomial time. The problems UNIFY, MATCH and EQUAL all belong to P [PW, MM] . Some may be solved in Iog()n space, while others, those log-space complete for P, most probably cannot.
For parallel computation we use the Parallel RAM (PRAM) of [W] as our model, with parallel time and number of processors as the critical resources. We make use of the parallel computation theis, relating parallel time and sequential space, and its proof for PRAM's [FW]:
We take NC to be the class of problems solvable on a PRAM using log 0 ( 1 )n parallel time, and n O 1) processors. We try to determine whether a problem in P is "parallelizable" (i.e., in NC) or "most probably not parallelizable" (i.e., log-space complete for P); [C, J] review related results.
One problem that is log-space complete for P is the circuit value problem for monotone circuits.
A monote circuit P is a sequence (80,-.,"n), where each Pi is either an input, an and-gate AND(j,k), or an or-gate ORj,k); where for indices j,k we have i~j>k, and the 0,1 values of the inputs are given explicitly. In addition, monote circuits are assumed to have the following properties:
(1) if 8i i s a n input then the index i appears at most once in P. (fan-out -51 for inputs), (2) if Pi is a gate, then the index i appears at most twice in P, (fan-out -2 for gates), (3) #n i s an or-gate with one outpuL
The monotone circuit value problem is.
MCV= LJB P is a monotone circuit with the output value of Pn =0).
From "3:, G2] we have:
Proposition 2: MCV is log-space complete for P. 1
. 'lhr (onipixit) of inification Ihe general unification problem. encountered in theorem proving and elsewhere. is to find a simultaneous unifier for a set of terms. Ilowever. the general case is log-spacc and linear time reducible to the special cas of unifying a single pair.of terms [PWJ. On a PRAM this reduction can be performed in O(log n) parallel time and with O(n) processors: it affects none of our results.
We first describe a naivc unification algorithm based on the criterion of Proposition 1. and on the fact that the mgu is the minimal c-c relation JPWJ. lhe input to the algorithm is a laheled dag G with two distinguished nodes u and v. We wish to solve UNIFY(Gu.v). A relation 0 is constructed and maintained as undirected edges in G. The relation 0 is by its representation symmetric and reflexive. In order to make 0 a c-e relation, both "correspondence" and ."equivalence" must be satisfied. Setting sons equivalent, when their fathers are equivalent. is known as propagation. For 0 to be an equivalence relation we must also enforce transiti'it). Having created the minimal c-e relation ( for hich u0v. we then test for homogeneity. In the affirmative case a new labeled graph G' can be consmcted by coalescing classes of nodes in G. Now we know that the input is at least unrestricted unifiable. If G' is acyclic it is unifiable. In this algorithm all individual steps can be performed on a PRAM using loSO( 1 )n time and n O () processors. 'he difficulty arises in the outer loop, the body of which is executed if 0 is either not a correspondence, or not an equivalence relation, i.e., if either condition inside an inner loop is satisfied. The problem is that on an input of size n the body of the main loop might be executed 0(n) times. This behavior is illustrated in Figure 2 . The example can easily be generalized to force the 0(n) alternation between propagation and transitivity for any n. "Therem !: UNIFY(G~u.) and tINIFYO(G.u.,) are log-space complete for P.
Proor:
We show how to log-space reduce MCV to unifiahility (for menihcrship sec IfWI). More specifically. if a is a monotone circuit {a
.
a-n}. we construct G(a). u(a). and %(a) such that aCMCV ift UNIFY(G(a).u(a).v(a))= UNIFIABI-I.
This reduction directly applies to UNIFY°° and is easily seen to use only log space. lhc monotone circuit a can be represented as a diagram with wires. AND and OR gates of fan-in 2 and fan-out at most 2. a special OR output gate with one output Wirc. and ' ith each input wire leading to one gate and having a 0 or a I value (see Figure 3a for an example). The input wire values combine to produce values for all other wires and the output wire in particular. The circuit has no feedback. i.e.. if the wires are viewed as arcs and the inputs and gates as nodes we get a dag without multiple arcs.
(1) Introduce two nodes u(a). v(a) in G(a). (2) If a i is an AND gate include Gand from Figure 4a in G(a). If a i is an OR gate include
Gor from Figure (5) In the dag constucted in steps 1-4 above assign labels to the nodes as follows: label(u)= label(v)=h, abel(node of outdegree 1)=, label(node of outdegree 2)=f, label(OUTln)=gl* 92=label(OUT2n ) , label(leaf other than OUTln. OUT 2 n)=distinct variable.
We can easily see now that every wire w in the wire diagram can be associated to a pair of nodes OUT w, OUTw,. We require u(a)v(a). For such a minimal c-e relation 0, we claim that the value of wire w in a is 1 iff OUTw® OUTw,. This certainly holds for the inputs, because of the way we built corresponding sons of u and v. Also, it is trivial to check that Gand and Gor simulate the behavior of AND and OR gates. Therefore the value of an is 1 iff OUTln9OUT2n. The graph Ca) i. constructed in such a way that the only place homogeneity could be violated by 0 is if OUTInOOUT 2 n. As a result, if a=l, the terms represented by u(a) and v(a) are not unrestricted unifiable, and if a=0 they are unifiable (the acyclicity condition is also true 
Simple I)ags and ('ongruencr (losure
In this Section we will make our lower hounds independent of the potentialy concise dag representation of terms, by extending them to simple dags. Wc will also in~cstigale the relatcd problem of computing the congrncnce closure of an equivalence relation.
Theorem 2: UNIFY(G~u.) and UNIFY°°(G.u.v) arc log-spacc complete for P. even when G is a simple dag.
Proof: Given monotone circuit a we construct a simple dag G(a) with two roots u(a). and v(a) so that, if an=O then the terms tu(a), tv(a) arc unifiable else they are not unrestricted unifiable.
This suffices for the completeness of both UNIFY and UNIFY °. Note that the proof of Theorem I no longer applies, because the Go, dags used in that reduction could introduce nodes with indegree 2, i.e.. their output nodes, which were not leaves.
As in the proof of Theorem 1, we encode the input of a using a pair of nodes for each circuit input. The input-subgraph of the graph of Theorem 1 is actually a simple dag, so we use the same construction. However, we cannot attach "gates" directly to the input-subgraph since this will produce a dag which is not simple. Instead, each gate will be constructed separately using a pair of subgraphs. Any c-e relation ( with u(a)®v(a) will relate the two parts of each gate. In addition, the input nodes of one gate will be "connected" to input-subgraph nodes or output nodes of other gates using a separate "patch board" subgraph. Recall that the gates of a are numbered so that if an output of gate ai goes to an input of gate aj. then Kj.
For each gate of a, we use four input nodes and four output nodes. For gate a i , let us denote these nodes by IN 1 i_., IN 4 and OUTIi...., OUT4i. As in the proof of Theorem 1, the nodes of O(a) work in pairs. Inputs INli and IN 2 i represent the first input to a i and IN 3 and IN 4 the second. Similarly, nodes OUTi and OUT2i represent the first output of ai and OUT 3 i and OUT4i the second. We also use nodes u i , v i which are the i-th sons of roots u(a) and v(a), respectively, and four or seven internal nodes which may remain anonymous.
If a i is an OR-gate, then we construct a simple dag GATE i as in Figure 5a . with u i , v i corresponding sons of u(a), v(a). If ® is a c-e relation with u(a)®v(a), it is easy to see that OUT 1 i®OUT 2 i and OUT 3 i®OUT 4 i if either INliQIN 2 i or IN 3 iiN 4 i. It will be clear from the construction of G(a) that if @ is minimal, then these are the only cases in which the output nodes will be related by (. If a i is an AND-gate, exactly similar reasoning applies for the simple dag of Figure 5b , which simulates the logic of AND.
The remaining task is to "connect" the gates so that if, for example, the first output of a i goes to the second input of aj, then IN 3 j®IN 4 j whenever OUTliQOUT2i. We use an example connection between a i and aj to illustrate the construction of a "patch board" simple dag PATCH, which contains two new nodes up. Vp and IN and OUT nodes from the input-subgraph and gate subgraphs of G(a). Let Up. Vp be corresponding sons of u(a), v(a), different from the sons used in the gate and input subgraphs. Now make IN3j and OUTi corresponding sons of up and vp; also NOV4 make IN4j and 0L1l2i corresponding -Ai. of tip and vp (%e igures 5c and 5d) . When ti(a)®(a), two input nodes of GATE. %ill be merged if the right two OutpUL nodes Of GAI-i are.
As in the proof of 'Ibcorem 1. we label the outputs of the final gate with different constant symbols. All other nodes have labels that depend on their ariy. so that nodes with outdegrec 2. say. have the same label. It is easy to verify by induction that in the minimal c-c relation S with u(.)®ia), we have OUI'ln®0UTln and OU'3n@OU'I'4n iff the output of the last gate an is I.
This completes the proof of Theorem 2.1
Congruence closure is a practical problem that is in many ways a dual to unification. In unification, the equivalence classes of m and n are merged whenever there exist some equivalent r and s such that m and n are corresponding sons of r and s. In congruence closure. the equivalence classes of r and s are merged whenever, for all pairs of corresponding sons m. n, we have that m is equivalent to n. We consider a pure form of congruence closure in which the node labels are ignored. however, the arcs must still be labeled so that we can see which sons correspond. Efficient algorithms for congruence closure are contained in IDSTI.
An equivalence relation 0 on the nodes of a labeled graph is a congruence relation when: if u,v have same outdegrec and for each pair of corresponding sons we have ui~v i, then uQv.
Given any equivalence relation R. there is a unique minimal congruence relation that contains R, called the congruence closure of R. An equivalence relation R can be represented using undirected edges in a labeled dag. We can now pose the following language recognition problem: CONG = I<G.u,vR> nodes u and v of labeled dag G are related by the congruence closure of R}.
By using a construction that resembles that of Theorem 1 "turned upside-down" and that exhibits an and/or duality between unification and congruence closure we can show that:
Theorem 3: The language CONG is complete for P. Proof' Again we reduce MCV to CONG. The wires of the circuit diagram correspond to pairs of nodes, such that, the two nodes are related in 0 (the congruence closure) iff the value on the wire is 1. Given a monotone circuit a we construct a dag G(a), an equivalence relation R(a) on its nodes, and two roots of the dag u(a). v(a). We wish to test the two roots for equivalence in 0, the congruence closure of R(a).
The construction is bottom-up, so that each circuit input corresponds to a pair of leaves and each OR and AND gate to a subgraph with two pairs of input and two pairs of output nodes each; the last OR-subgraph has only one pair of output nodes u(a). v(a). The inputs and outputs are connected in a pattern similar to that of the proof of Theorem 1. The input leaves are represented .
in Figure 6a , note that for inputs that are I the two leaves are in the same equivalence class of R(a). The OR-su"graph is in Figure 6b , and two pairs of internal nodes form equivalence classes of R(a). The AND-subgraph is in Figure 6c . It is simple to verify that the gate subgraphs simulate the awe logic and that u(a)Ov(a) iff the output of the circuit a is 1. 03 5.
P Iaralk.l Algorithm for Tenn Matching
Unification is a practical sequential algorithm for matching since unilw'ation can be done in linear time. Howcver, unification is not a good parallel approach to matching. We show how MA'CII(G.u.v) can be computed in log2n parallel time using polynomially many processors. In addition, we prove that MATCH(G.u.i) is in co-NI.OGSPAC-. If 0 is a simple dag then MAICH(G.u.M) is actually in I)I.OGSPACF.
When we wish to determine whether s matches t. we will assume w.l.o.g. that no variables appear in t. In Section 6 we further clarify the relationship between matching and unification. Since MATCII(G.uv) is the same as UNIFY(Gu.v) when no variables appear in t,.. we know that t u matches t v iff there is a homogeneous c-c relation -on G with u-v. A refinement of this characteri/ation of term matching sIggests an efficient parallel algorithm.
Lemma I: Let G be a labeled dag with nodes u and v.,and let the subgraph of G induced by the descendants of v have no nodes labeled with variables. L.et R be the minimal correspondence relation on G with uRv. S be the minimal equivalence relation containing R, and T be the minimal correspondence relation containing S. Then t u matches t v iff T is homogeneous.
Proof: If t u matches t v then since t u and t v are unifiable, the minimal c-e relation -with u-v is homogeneous. Since -must contain T. it follows that T is homogeneous.
For the converse, suppose that T is homogeneous. We will define a substitution a such that 6(t u ) = tv. Let Gu.G v be the subgraphs of descendants of uv respectively. We first show that for every node x in Gu there is a node y in G v such that xRy. If. on the contrary, there is some x in Gu without xRy for any y in G. then let w be the last node in some path from u to x with wRz for some z in O v. Since w has a son, label(w) is a k-ary function symbol for some k>O. By similar reasoning, label(z) is a zero-ary function symbol. But then label(w)slabel(z) and hence T is not homogeneous. It follows from this contradiction that every S-equivalence class contains at least one node from G.
For each S-equivalence class E, pick some node e from G If w is another G v node in E, then since T is homogeneous and no variables appear in G. we can argue that t w = t e (here we have the problem EQUAL). We now define the substitution a. For any variable x in t u, let E be the Sequivalence class of the node labeled x and define #(x) = t e . It is easy to check by induction on the height of a node w in G u that if wRz, then a(t w ) = t.. Thus a(tu) = t v and t u matches t.D Given any relation, we can find the minimal correspondence relation R containing it, In log 2 n parallel time and n 0 (1) processors on a PRAM, using a transitive closure algorithm [Chi. If G is a labeled dag with n nodes, we define an n 2 by n 2 boolean correspondence matrix C G . We associate each (unordered) pair of nodes of G with a row and a column of C G and define the entries of CG: CG({u, v), {x, y)) -I 1lff x and y are u and v or corresponding sons of u and v.
Lemma : Let G be alabeled dag with nodes u and v, and let R be the min. correspondence relation s.L uRv. Then xRy iff the ({u, v), {x, y)) entry of Co's transitive closure equals 1. 0
Now given relation R. we can flind the miinial equi alence relation S containing R using a conncL.ted components algorithm. It is well-known that connected components can bc computed in Iog 2 n parallel time and n 0 (1 ) processors on a PRAM ICHS].
Since computing correspondence relations twice. connected components once and testing for hormigeneity are suLTfcient to decide matching. we have that MATCH(G.u.v) can be computed in kog 2 n parallel time and 0 1 ) processors on a PRAM (or equivalently MATCH E NC).
In fact. we can show somewhat tighter complexity upper bounds, since I)I.OGSPA17 Q NLOGSPACE Q NC:
Theorem 4: lhc set of <G.u,v> such that MA'ICH(G,u.v) = false is in NI.OGSPACF Furthermore. if G is a simple dag. then this recognition problem is in I)i.OGSPACE.
Proof: Iet G be a dag with MATCH (G.u.v) =false. Let R.S.T be relations on the nodes or G as in the statement of Lemma 1. By Lemma 1. there must be nodes x and y of G such that xTy. but label(x) and label(y) are two different function symbols. We show that there is a log-space bounded nondeterministic Turing machine M-1 . capable of guessing all pairs (x,y) such that xTy. and checking whether x and y have the same labels. Thus recognizirig the <G,u,v>'s, such that. MAICH(G,uv) = true is a problem in co-NLOGSPACE (also a subset of the class NC).
To begin with, let MR be a nondeterministic machine that starts with the pair (u,v) on its worktape. A move of MR consists of replacing a pair (xy) with a pair (xiy i ) of corresponding sons of x and y. Clearly MR is capable of guessing (xy) iff xRy.
We now define a nondeterministic machine M S using MR. The machine MS begins by running MR some nondeterministic number of steps to guess a pair (x,y). Subsequently, MS repeats the following 3 steps nondeterministically: (1) If one pair (x,y, or two pairs (x,y) (w,z) are on the worktape, then it may replace (x,y) by (y,x). (2) If (xy), (yz) are on the worktape, then it may replace both by the single pair (xz).
(3) If the single pair (xy) is on the worktape, then it may run MR some number of steps to guess (w,z) and end up with both pairs (w,z), (xy) on the worktape.
With these primitive steps MS may guess (xy) iff xSy.
Finally, we build MT frowm M S .This machine behaves just like MR. but instead of starting with (uv), starts with any pair (xy) that MS is capable of guessing. This concludes the proof of the first part of the theorem, which in a way describes the PRAM algorithm sketched above, but from the point of view of nondeterministic log-space.
If G is a simple dag, then MR can easily be made a deterministic depth-first enumerator of pairs (xy). This machine MDR always maintains the pair immediately preceeding the current one, so th.It it can backtrack from leaf nodes. Backtracking from internal nodes is staightforward since each has indegrec 1.
Using a log-space preprocessor we can treat the subgraph rooted at v as a tree. Recall that this graph has no variable, so that all we need to do is duplicate leaves labeled wi;h constants. By doing , this we limit the number of times step (2) of MS must be repealed it only two. lius we can construct a determinitic machine MI)$ that enumerate% all (x.y) such that xSy. Finally. we build a deterministic MI) T from MI)R and MI) s as before. 0 A corollary of Theorem 4 is that for simple dags deciding whether MATCH(G.u.v)= true is also in DLOGSPACE, since DI.OGSPACE is closed under complement. From the analysis in [I-V] it also follows that this problem can be solved in O(log n) parallel time on a PRAM.
Conclusions and Open Problems
We have demonstrated that several versions of unification are complete for P. This suggests, by way of the parallel computation thesis, that unification is inherently sequential. It is unlikely that significant improvements in the speed of theorem provers, interpreters for logic programs, and the like will be brought about by the development of parallel unification algorithms. However, for the special case of term matching, the prospects are much brighter. Term matching can be accomplished in log n or log 2 n parallel time, depending on whether the input is in the form of a simple dag.
We might also point out that unification of terms s and t is complete for P even if s and t do not contain any variables in common (this is different from t having no variables). Also, if s and t are unifiable this does not imply that s matches t or that t matches s. However, if s matches t then s and t are unrestricted unifiable. If s matches t and t matches s they are unifiable.
Intuitively, congruence closure appears to be a "dual" of unification. It. too, is complete for P. As a consequence, various congruence closure problems, such as the decision problem for the firstorder quantifier-free theory of equality [DSTJ are not conducive to extremely fast parallel solutions.
There are remarkable similarities between the sequential algorithms for unification and testing equivalence of deterministic finite automata. However, the inequivalence of deterministic finite automate can be detected nondeterministically using only logarithmic space. A machine can see that two automata A 1 and A 2 are equivalent by guessing an input string, character by character and simulating the actions of both machines as it goes. If one ends up in an accept state while the other rejects, then the two are clearly different. If A, and A 2 differ, then some sequence of characters must surely uncover this. Thus unification is subtly, but fundamentally different from this "almost identical" problem.
Some interesting open problems remain unresolved, namely; (1) lower bounds for the complexity of MATCH and EQUAL or can our upper bounds be improved, (2) the number of processors used in the transitive closure of a correspondence matrix is unrealistically large, and it would be of some practical significance to decrease it to even n 3 , and finally (3) what i the complexity of commutative matching, I.e., if function symbols stand for commutative operations.
